5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
22 lines
678 B
Plaintext
22 lines
678 B
Plaintext
Microsemi Ocelot SoC ICPU Interrupt Controller
|
|
|
|
Required properties:
|
|
|
|
- compatible : should be "mscc,ocelot-icpu-intr"
|
|
- reg : Specifies base physical address and size of the registers.
|
|
- interrupt-controller : Identifies the node as an interrupt controller
|
|
- #interrupt-cells : Specifies the number of cells needed to encode an
|
|
interrupt source. The value shall be 1.
|
|
- interrupts : Specifies the CPU interrupt the controller is connected to.
|
|
|
|
Example:
|
|
|
|
intc: interrupt-controller@70000070 {
|
|
compatible = "mscc,ocelot-icpu-intr";
|
|
reg = <0x70000070 0x70>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
interrupt-parent = <&cpuintc>;
|
|
interrupts = <2>;
|
|
};
|