5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
46 lines
920 B
Plaintext
46 lines
920 B
Plaintext
// SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
#include "dm814x-clocks.dtsi"
|
|
|
|
/* Compared to dm814x, dra62x does not have hdic, l3 or dss PLLs */
|
|
&adpll_hdvic_ck {
|
|
status = "disabled";
|
|
};
|
|
|
|
&adpll_l3_ck {
|
|
status = "disabled";
|
|
};
|
|
|
|
&adpll_dss_ck {
|
|
status = "disabled";
|
|
};
|
|
|
|
/* Compared to dm814x, dra62x has interconnect clocks on isp PLL */
|
|
&sysclk4_ck {
|
|
clocks = <&adpll_isp_ck 1>;
|
|
};
|
|
|
|
&sysclk5_ck {
|
|
clocks = <&adpll_isp_ck 1>;
|
|
};
|
|
|
|
&sysclk6_ck {
|
|
clocks = <&adpll_isp_ck 1>;
|
|
};
|
|
|
|
/*
|
|
* Compared to dm814x, dra62x has different shifts and more mux options.
|
|
* Please add the extra options for ysclk_14 and 16 if really needed.
|
|
*/
|
|
&timer1_fck {
|
|
clocks = <&sysclk18_ck &aud_clkin0_ck &aud_clkin1_ck
|
|
&aud_clkin2_ck &devosc_ck &auxosc_ck &tclkin_ck>;
|
|
ti,bit-shift = <4>;
|
|
};
|
|
|
|
&timer2_fck {
|
|
clocks = <&sysclk18_ck &aud_clkin0_ck &aud_clkin1_ck
|
|
&aud_clkin2_ck &devosc_ck &auxosc_ck &tclkin_ck>;
|
|
ti,bit-shift = <8>;
|
|
};
|