5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
35 lines
852 B
Plaintext
35 lines
852 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
menu "Mobiveil PCIe Core Support"
|
|
depends on PCI
|
|
|
|
config PCIE_MOBIVEIL
|
|
bool
|
|
|
|
config PCIE_MOBIVEIL_HOST
|
|
bool
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
|
select PCIE_MOBIVEIL
|
|
|
|
config PCIE_MOBIVEIL_PLAT
|
|
bool "Mobiveil AXI PCIe controller"
|
|
depends on ARCH_ZYNQMP || COMPILE_TEST
|
|
depends on OF
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
|
select PCIE_MOBIVEIL_HOST
|
|
help
|
|
Say Y here if you want to enable support for the Mobiveil AXI PCIe
|
|
Soft IP. It has up to 8 outbound and inbound windows
|
|
for address translation and it is a PCIe Gen4 IP.
|
|
|
|
config PCIE_LAYERSCAPE_GEN4
|
|
bool "Freescale Layerscape PCIe Gen4 controller"
|
|
depends on PCI
|
|
depends on OF && (ARM64 || ARCH_LAYERSCAPE)
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
|
select PCIE_MOBIVEIL_HOST
|
|
help
|
|
Say Y here if you want PCIe Gen4 controller support on
|
|
Layerscape SoCs.
|
|
endmenu
|