f8fc109960
repo: https://github.com/u-boot/u-boot commit: d80bb749fab53da72c4a0e09b8c2d2aaa3103c91 Change-Id: Ie6434426e1ec15bc08bb1832798e371f3fd5fb29
38 lines
722 B
C
38 lines
722 B
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2019 Google LLC
|
|
* Written by Simon Glass <sjg@chromium.org>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <clk-uclass.h>
|
|
#include <dt-bindings/clock/intel-clock.h>
|
|
|
|
static ulong intel_clk_get_rate(struct clk *clk)
|
|
{
|
|
switch (clk->id) {
|
|
case CLK_I2C:
|
|
/* Hard-coded to 133MHz on current platforms */
|
|
return 133333333;
|
|
default:
|
|
return -ENODEV;
|
|
}
|
|
}
|
|
|
|
static struct clk_ops intel_clk_ops = {
|
|
.get_rate = intel_clk_get_rate,
|
|
};
|
|
|
|
static const struct udevice_id intel_clk_ids[] = {
|
|
{ .compatible = "intel,apl-clk" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(intel_apl_clk) = {
|
|
.name = "intel_apl_clk",
|
|
.id = UCLASS_CLK,
|
|
.of_match = intel_clk_ids,
|
|
.ops = &intel_clk_ops,
|
|
};
|