5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
29 lines
754 B
C
29 lines
754 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Application Subsystem Power Management Unit
|
|
*/
|
|
|
|
#ifndef __ASM_MACH_REGS_APMU_H
|
|
#define __ASM_MACH_REGS_APMU_H
|
|
|
|
#include "addr-map.h"
|
|
|
|
#define APMU_FNCLK_EN (1 << 4)
|
|
#define APMU_AXICLK_EN (1 << 3)
|
|
#define APMU_FNRST_DIS (1 << 1)
|
|
#define APMU_AXIRST_DIS (1 << 0)
|
|
|
|
/* Wake Clear Register */
|
|
#define APMU_WAKE_CLR APMU_REG(0x07c)
|
|
|
|
#define APMU_PXA168_KP_WAKE_CLR (1 << 7)
|
|
#define APMU_PXA168_CFI_WAKE_CLR (1 << 6)
|
|
#define APMU_PXA168_XD_WAKE_CLR (1 << 5)
|
|
#define APMU_PXA168_MSP_WAKE_CLR (1 << 4)
|
|
#define APMU_PXA168_SD4_WAKE_CLR (1 << 3)
|
|
#define APMU_PXA168_SD3_WAKE_CLR (1 << 2)
|
|
#define APMU_PXA168_SD2_WAKE_CLR (1 << 1)
|
|
#define APMU_PXA168_SD1_WAKE_CLR (1 << 0)
|
|
|
|
#endif /* __ASM_MACH_REGS_APMU_H */
|