5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
12 lines
588 B
Plaintext
12 lines
588 B
Plaintext
What: /sys/devices/*/<our-device>/fuse
|
|
Date: February 2014
|
|
Contact: Peter De Schrijver <pdeschrijver@nvidia.com>
|
|
Description: read-only access to the efuses on Tegra20, Tegra30, Tegra114
|
|
and Tegra124 SoC's from NVIDIA. The efuses contain write once
|
|
data programmed at the factory. The data is layed out in 32bit
|
|
words in LSB first format. Each bit represents a single value
|
|
as decoded from the fuse registers. Bits order/assignment
|
|
exactly matches the HW registers, including any unused bits.
|
|
Users: any user space application which wants to read the efuses on
|
|
Tegra SoC's
|