5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
35 lines
1.0 KiB
Plaintext
35 lines
1.0 KiB
Plaintext
Macronix SPI controller Device Tree Bindings
|
|
--------------------------------------------
|
|
|
|
Required properties:
|
|
- compatible: should be "mxicy,mx25f0a-spi"
|
|
- #address-cells: should be 1
|
|
- #size-cells: should be 0
|
|
- reg: should contain 2 entries, one for the registers and one for the direct
|
|
mapping area
|
|
- reg-names: should contain "regs" and "dirmap"
|
|
- interrupts: interrupt line connected to the SPI controller
|
|
- clock-names: should contain "ps_clk", "send_clk" and "send_dly_clk"
|
|
- clocks: should contain 3 entries for the "ps_clk", "send_clk" and
|
|
"send_dly_clk" clocks
|
|
|
|
Example:
|
|
|
|
spi@43c30000 {
|
|
compatible = "mxicy,mx25f0a-spi";
|
|
reg = <0x43c30000 0x10000>, <0xa0000000 0x20000000>;
|
|
reg-names = "regs", "dirmap";
|
|
clocks = <&clkwizard 0>, <&clkwizard 1>, <&clkc 18>;
|
|
clock-names = "send_clk", "send_dly_clk", "ps_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <25000000>;
|
|
spi-tx-bus-width = <4>;
|
|
spi-rx-bus-width = <4>;
|
|
};
|
|
};
|