5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
30 lines
702 B
C
30 lines
702 B
C
/* SPDX-License-Identifier: GPL-2.0
|
|
*
|
|
* include/asm-sh/dreamcast/dma.h
|
|
*
|
|
* Copyright (C) 2003 Paul Mundt
|
|
*/
|
|
#ifndef __ASM_SH_DREAMCAST_DMA_H
|
|
#define __ASM_SH_DREAMCAST_DMA_H
|
|
|
|
/* Number of DMA channels */
|
|
#define G2_NR_DMA_CHANNELS 4
|
|
|
|
/* Channels for cascading */
|
|
#define PVR2_CASCADE_CHAN 2
|
|
#define G2_CASCADE_CHAN 3
|
|
|
|
/* PVR2 DMA Registers */
|
|
#define PVR2_DMA_BASE 0xa05f6800
|
|
#define PVR2_DMA_ADDR (PVR2_DMA_BASE + 0)
|
|
#define PVR2_DMA_COUNT (PVR2_DMA_BASE + 4)
|
|
#define PVR2_DMA_MODE (PVR2_DMA_BASE + 8)
|
|
#define PVR2_DMA_LMMODE0 (PVR2_DMA_BASE + 132)
|
|
#define PVR2_DMA_LMMODE1 (PVR2_DMA_BASE + 136)
|
|
|
|
/* G2 DMA Register */
|
|
#define G2_DMA_BASE 0xa05f7800
|
|
|
|
#endif /* __ASM_SH_DREAMCAST_DMA_H */
|
|
|