5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
62 lines
1.6 KiB
C
62 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Driver for the High Speed UART DMA
|
|
*
|
|
* Copyright (C) 2015 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _DMA_HSU_H
|
|
#define _DMA_HSU_H
|
|
|
|
#include <linux/device.h>
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/platform_data/dma-hsu.h>
|
|
|
|
struct hsu_dma;
|
|
|
|
/**
|
|
* struct hsu_dma_chip - representation of HSU DMA hardware
|
|
* @dev: struct device of the DMA controller
|
|
* @irq: irq line
|
|
* @regs: memory mapped I/O space
|
|
* @length: I/O space length
|
|
* @offset: offset of the I/O space where registers are located
|
|
* @hsu: struct hsu_dma that is filed by ->probe()
|
|
* @pdata: platform data for the DMA controller if provided
|
|
*/
|
|
struct hsu_dma_chip {
|
|
struct device *dev;
|
|
int irq;
|
|
void __iomem *regs;
|
|
unsigned int length;
|
|
unsigned int offset;
|
|
struct hsu_dma *hsu;
|
|
};
|
|
|
|
#if IS_ENABLED(CONFIG_HSU_DMA)
|
|
/* Export to the internal users */
|
|
int hsu_dma_get_status(struct hsu_dma_chip *chip, unsigned short nr,
|
|
u32 *status);
|
|
int hsu_dma_do_irq(struct hsu_dma_chip *chip, unsigned short nr, u32 status);
|
|
|
|
/* Export to the platform drivers */
|
|
int hsu_dma_probe(struct hsu_dma_chip *chip);
|
|
int hsu_dma_remove(struct hsu_dma_chip *chip);
|
|
#else
|
|
static inline int hsu_dma_get_status(struct hsu_dma_chip *chip,
|
|
unsigned short nr, u32 *status)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int hsu_dma_do_irq(struct hsu_dma_chip *chip, unsigned short nr,
|
|
u32 status)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int hsu_dma_probe(struct hsu_dma_chip *chip) { return -ENODEV; }
|
|
static inline int hsu_dma_remove(struct hsu_dma_chip *chip) { return 0; }
|
|
#endif /* CONFIG_HSU_DMA */
|
|
|
|
#endif /* _DMA_HSU_H */
|