f8fc109960
repo: https://github.com/u-boot/u-boot commit: d80bb749fab53da72c4a0e09b8c2d2aaa3103c91 Change-Id: Ie6434426e1ec15bc08bb1832798e371f3fd5fb29
31 lines
892 B
C
31 lines
892 B
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2008 (C) Bryan O'Donoghue
|
|
*
|
|
* Code copied & edited from Freescale mpc85xx stuff.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <time.h>
|
|
#include <asm/global_data.h>
|
|
#include <linux/libfdt.h>
|
|
#include <fdt_support.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
void ft_cpu_setup(void *blob, struct bd_info *bd)
|
|
{
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"timebase-frequency", get_tbclk(), 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"clock-frequency", bd->bi_intfreq, 1);
|
|
do_fixup_by_compat_u32(blob, "fsl,pq1-soc", "clock-frequency",
|
|
bd->bi_intfreq, 1);
|
|
do_fixup_by_compat_u32(blob, "fsl,cpm-brg", "clock-frequency",
|
|
gd->arch.brg_clk, 1);
|
|
|
|
fdt_fixup_memory(blob, (u64)gd->ram_base, (u64)gd->ram_size);
|
|
}
|