f8fc109960
repo: https://github.com/u-boot/u-boot commit: d80bb749fab53da72c4a0e09b8c2d2aaa3103c91 Change-Id: Ie6434426e1ec15bc08bb1832798e371f3fd5fb29
25 lines
659 B
Plaintext
25 lines
659 B
Plaintext
config RISCV_NDS
|
|
bool
|
|
select ARCH_EARLY_INIT_R
|
|
imply CPU
|
|
imply CPU_RISCV
|
|
imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)
|
|
imply ANDES_PLIC if (RISCV_MMODE || SPL_RISCV_MMODE)
|
|
imply ANDES_PLMT_TIMER if (RISCV_MMODE || SPL_RISCV_MMODE)
|
|
imply SPL_CPU
|
|
imply SPL_OPENSBI
|
|
imply SPL_LOAD_FIT
|
|
help
|
|
Run U-Boot on AndeStar V5 platforms and use some specific features
|
|
which are provided by Andes Technology AndeStar V5 families.
|
|
|
|
if RISCV_NDS
|
|
|
|
config RISCV_NDS_CACHE
|
|
bool "AndeStar V5 families specific cache support"
|
|
depends on RISCV_MMODE || SPL_RISCV_MMODE
|
|
help
|
|
Provide Andes Technology AndeStar V5 families specific cache support.
|
|
|
|
endif
|