5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
28 lines
809 B
Plaintext
28 lines
809 B
Plaintext
* OMAP Interrupt Controller
|
|
|
|
OMAP2/3 are using a TI interrupt controller that can support several
|
|
configurable number of interrupts.
|
|
|
|
Main node required properties:
|
|
|
|
- compatible : should be:
|
|
"ti,omap2-intc"
|
|
- interrupt-controller : Identifies the node as an interrupt controller
|
|
- #interrupt-cells : Specifies the number of cells needed to encode an
|
|
interrupt source. The type shall be a <u32> and the value shall be 1.
|
|
|
|
The cell contains the interrupt number in the range [0-128].
|
|
- ti,intc-size: Number of interrupts handled by the interrupt controller.
|
|
- reg: physical base address and size of the intc registers map.
|
|
|
|
Example:
|
|
|
|
intc: interrupt-controller@1 {
|
|
compatible = "ti,omap2-intc";
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
ti,intc-size = <96>;
|
|
reg = <0x48200000 0x1000>;
|
|
};
|
|
|