5c7dd7acc3
repo: https://github.com/T-head-Semi/linux commit: b1313fe517ca3703119dcc99ef3bbf75ab42bcfb Change-Id: I6cbb35294024ea3a66140e311f4bb705fd7fd626
31 lines
622 B
C
31 lines
622 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __ADAU1373_H__
|
|
#define __ADAU1373_H__
|
|
|
|
enum adau1373_pll_src {
|
|
ADAU1373_PLL_SRC_MCLK1 = 0,
|
|
ADAU1373_PLL_SRC_BCLK1 = 1,
|
|
ADAU1373_PLL_SRC_BCLK2 = 2,
|
|
ADAU1373_PLL_SRC_BCLK3 = 3,
|
|
ADAU1373_PLL_SRC_LRCLK1 = 4,
|
|
ADAU1373_PLL_SRC_LRCLK2 = 5,
|
|
ADAU1373_PLL_SRC_LRCLK3 = 6,
|
|
ADAU1373_PLL_SRC_GPIO1 = 7,
|
|
ADAU1373_PLL_SRC_GPIO2 = 8,
|
|
ADAU1373_PLL_SRC_GPIO3 = 9,
|
|
ADAU1373_PLL_SRC_GPIO4 = 10,
|
|
ADAU1373_PLL_SRC_MCLK2 = 11,
|
|
};
|
|
|
|
enum adau1373_pll {
|
|
ADAU1373_PLL1 = 0,
|
|
ADAU1373_PLL2 = 1,
|
|
};
|
|
|
|
enum adau1373_clk_src {
|
|
ADAU1373_CLK_SRC_PLL1 = 0,
|
|
ADAU1373_CLK_SRC_PLL2 = 1,
|
|
};
|
|
|
|
#endif
|