f8fc109960
repo: https://github.com/u-boot/u-boot commit: d80bb749fab53da72c4a0e09b8c2d2aaa3103c91 Change-Id: Ie6434426e1ec15bc08bb1832798e371f3fd5fb29
12 lines
241 B
Plaintext
12 lines
241 B
Plaintext
menu "i.MX8ULP DDR controllers"
|
|
depends on ARCH_IMX8ULP
|
|
|
|
config IMX8ULP_DRAM
|
|
bool "imx8m dram"
|
|
|
|
config IMX8ULP_DRAM_PHY_PLL_BYPASS
|
|
bool "Enable the DDR PHY PLL bypass mode, so PHY clock is from DDR_CLK "
|
|
depends on IMX8ULP_DRAM
|
|
|
|
endmenu
|