0545e9dc6d
commit d1edce71135cc6d98c0a4b5729774542b676e769 Author: sophgo-forum-service <forum_service@sophgo.com> Date: Fri Mar 15 16:07:33 2024 +0800 [fix] recommend using ssh method to clone repo. [fix] fix sensor driver repo branch name.
172 lines
5.4 KiB
C
172 lines
5.4 KiB
C
/*
|
|
* Copyright (C) Cvitek Co., Ltd. 2019-2021. All rights reserved.
|
|
*
|
|
* File Name: cv181x-clock.h
|
|
* Description:
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_CLK_CV181X_H__
|
|
#define __DT_BINDINGS_CLK_CV181X_H__
|
|
|
|
#define CV181X_CLK_MPLL 0
|
|
#define CV181X_CLK_TPLL 1
|
|
#define CV181X_CLK_FPLL 2
|
|
#define CV181X_CLK_MIPIMPLL 3
|
|
#define CV181X_CLK_A0PLL 4
|
|
#define CV181X_CLK_DISPPLL 5
|
|
#define CV181X_CLK_CAM0PLL 6
|
|
#define CV181X_CLK_CAM1PLL 7
|
|
|
|
#define CV181X_CLK_A53 8
|
|
#define CV181X_CLK_CPU_AXI0 9
|
|
#define CV181X_CLK_CPU_GIC 10
|
|
#define CV181X_CLK_XTAL_A53 11
|
|
#define CV181X_CLK_TPU 12
|
|
#define CV181X_CLK_TPU_FAB 13
|
|
#define CV181X_CLK_AHB_ROM 14
|
|
#define CV181X_CLK_DDR_AXI_REG 15
|
|
#define CV181X_CLK_RTC_25M 16
|
|
#define CV181X_CLK_TEMPSEN 17
|
|
#define CV181X_CLK_SARADC 18
|
|
#define CV181X_CLK_EFUSE 19
|
|
#define CV181X_CLK_APB_EFUSE 20
|
|
#define CV181X_CLK_DEBUG 21
|
|
#define CV181X_CLK_XTAL_MISC 22
|
|
#define CV181X_CLK_AXI4_EMMC 23
|
|
#define CV181X_CLK_EMMC 24
|
|
#define CV181X_CLK_100K_EMMC 25
|
|
#define CV181X_CLK_AXI4_SD0 26
|
|
#define CV181X_CLK_SD0 27
|
|
#define CV181X_CLK_100K_SD0 28
|
|
#define CV181X_CLK_AXI4_SD1 29
|
|
#define CV181X_CLK_SD1 30
|
|
#define CV181X_CLK_100K_SD1 31
|
|
#define CV181X_CLK_SPI_NAND 32
|
|
#define CV181X_CLK_500M_ETH0 33
|
|
#define CV181X_CLK_AXI4_ETH0 34
|
|
#define CV181X_CLK_500M_ETH1 35
|
|
#define CV181X_CLK_AXI4_ETH1 36
|
|
#define CV181X_CLK_APB_GPIO 37
|
|
#define CV181X_CLK_APB_GPIO_INTR 38
|
|
#define CV181X_CLK_GPIO_DB 39
|
|
#define CV181X_CLK_AHB_SF 40
|
|
#define CV181X_CLK_SDMA_AXI 41
|
|
#define CV181X_CLK_SDMA_AUD0 42
|
|
#define CV181X_CLK_SDMA_AUD1 43
|
|
#define CV181X_CLK_SDMA_AUD2 44
|
|
#define CV181X_CLK_SDMA_AUD3 45
|
|
#define CV181X_CLK_APB_I2C 46
|
|
#define CV181X_CLK_APB_WDT 47
|
|
#define CV181X_CLK_PWM 48
|
|
#define CV181X_CLK_APB_SPI0 49
|
|
#define CV181X_CLK_APB_SPI1 50
|
|
#define CV181X_CLK_APB_SPI2 51
|
|
#define CV181X_CLK_APB_SPI3 52
|
|
#define CV181X_CLK_CAM0_200 53
|
|
#define CV181X_CLK_UART0 54
|
|
#define CV181X_CLK_APB_UART0 55
|
|
#define CV181X_CLK_UART1 56
|
|
#define CV181X_CLK_APB_UART1 57
|
|
#define CV181X_CLK_UART2 58
|
|
#define CV181X_CLK_APB_UART2 59
|
|
#define CV181X_CLK_UART3 60
|
|
#define CV181X_CLK_APB_UART3 61
|
|
#define CV181X_CLK_UART4 62
|
|
#define CV181X_CLK_APB_UART4 63
|
|
#define CV181X_CLK_APB_I2S0 64
|
|
#define CV181X_CLK_APB_I2S1 65
|
|
#define CV181X_CLK_APB_I2S2 66
|
|
#define CV181X_CLK_APB_I2S3 67
|
|
#define CV181X_CLK_AXI4_USB 68
|
|
#define CV181X_CLK_APB_USB 69
|
|
#define CV181X_CLK_125M_USB 70
|
|
#define CV181X_CLK_33K_USB 71
|
|
#define CV181X_CLK_12M_USB 72
|
|
#define CV181X_CLK_AXI4 73
|
|
#define CV181X_CLK_AXI6 74
|
|
#define CV181X_CLK_DSI_ESC 75
|
|
#define CV181X_CLK_AXI_VIP 76
|
|
#define CV181X_CLK_SRC_VIP_SYS_0 77
|
|
#define CV181X_CLK_SRC_VIP_SYS_1 78
|
|
#define CV181X_CLK_DISP_SRC_VIP 79
|
|
#define CV181X_CLK_AXI_VIDEO_CODEC 80
|
|
#define CV181X_CLK_VC_SRC0 81
|
|
#define CV181X_CLK_H264C 82
|
|
#define CV181X_CLK_H265C 83
|
|
#define CV181X_CLK_JPEG 84
|
|
#define CV181X_CLK_APB_JPEG 85
|
|
#define CV181X_CLK_APB_H264C 86
|
|
#define CV181X_CLK_APB_H265C 87
|
|
#define CV181X_CLK_CAM0 88
|
|
#define CV181X_CLK_CAM1 89
|
|
#define CV181X_CLK_CSI_MAC0_VIP 90
|
|
#define CV181X_CLK_CSI_MAC1_VIP 91
|
|
#define CV181X_CLK_ISP_TOP_VIP 92
|
|
#define CV181X_CLK_IMG_D_VIP 93
|
|
#define CV181X_CLK_IMG_V_VIP 94
|
|
#define CV181X_CLK_SC_TOP_VIP 95
|
|
#define CV181X_CLK_SC_D_VIP 96
|
|
#define CV181X_CLK_SC_V1_VIP 97
|
|
#define CV181X_CLK_SC_V2_VIP 98
|
|
#define CV181X_CLK_SC_V3_VIP 99
|
|
#define CV181X_CLK_DWA_VIP 100
|
|
#define CV181X_CLK_BT_VIP 101
|
|
#define CV181X_CLK_DISP_VIP 102
|
|
#define CV181X_CLK_DSI_MAC_VIP 103
|
|
#define CV181X_CLK_LVDS0_VIP 104
|
|
#define CV181X_CLK_LVDS1_VIP 105
|
|
#define CV181X_CLK_CSI0_RX_VIP 106
|
|
#define CV181X_CLK_CSI1_RX_VIP 107
|
|
#define CV181X_CLK_PAD_VI_VIP 108
|
|
#define CV181X_CLK_1M 109
|
|
#define CV181X_CLK_SPI 110
|
|
#define CV181X_CLK_I2C 111
|
|
#define CV181X_CLK_PM 112
|
|
#define CV181X_CLK_TIMER0 113
|
|
#define CV181X_CLK_TIMER1 114
|
|
#define CV181X_CLK_TIMER2 115
|
|
#define CV181X_CLK_TIMER3 116
|
|
#define CV181X_CLK_TIMER4 117
|
|
#define CV181X_CLK_TIMER5 118
|
|
#define CV181X_CLK_TIMER6 119
|
|
#define CV181X_CLK_TIMER7 120
|
|
#define CV181X_CLK_APB_I2C0 121
|
|
#define CV181X_CLK_APB_I2C1 122
|
|
#define CV181X_CLK_APB_I2C2 123
|
|
#define CV181X_CLK_APB_I2C3 124
|
|
#define CV181X_CLK_APB_I2C4 125
|
|
#define CV181X_CLK_WGN 126
|
|
#define CV181X_CLK_WGN0 127
|
|
#define CV181X_CLK_WGN1 128
|
|
#define CV181X_CLK_WGN2 129
|
|
#define CV181X_CLK_KEYSCAN 130
|
|
#define CV181X_CLK_AHB_SF1 131
|
|
#define CV181X_CLK_VC_SRC1 132
|
|
#define CV181X_CLK_SRC_VIP_SYS_2 133
|
|
#define CV181X_CLK_PAD_VI1_VIP 134
|
|
#define CV181X_CLK_CFG_REG_VIP 135
|
|
#define CV181X_CLK_CFG_REG_VC 136
|
|
#define CV181X_CLK_AUDSRC 137
|
|
#define CV181X_CLK_APB_AUDSRC 138
|
|
#define CV181X_CLK_VC_SRC2 139
|
|
#define CV181X_CLK_PWM_SRC 140
|
|
#define CV181X_CLK_AP_DEBUG 141
|
|
#define CV181X_CLK_SRC_RTC_SYS_0 142
|
|
#define CV181X_CLK_PAD_VI2_VIP 143
|
|
#define CV181X_CLK_CSI_BE_VIP 144
|
|
#define CV181X_CLK_VIP_IP0 145
|
|
#define CV181X_CLK_VIP_IP1 146
|
|
#define CV181X_CLK_VIP_IP2 147
|
|
#define CV181X_CLK_VIP_IP3 148
|
|
#define CV181X_CLK_C906_0 149
|
|
#define CV181X_CLK_C906_1 150
|
|
#define CV181X_CLK_SRC_VIP_SYS_3 151
|
|
#define CV181X_CLK_SRC_VIP_SYS_4 152
|
|
#define CV181X_CLK_IVE_VIP 153
|
|
#define CV181X_CLK_RAW_VIP 154
|
|
#define CV181X_CLK_OSDC_VIP 155
|
|
#define CV181X_CLK_CSI_MAC2_VIP 156
|
|
#define CV181X_CLK_CAM0_VIP 157
|
|
|
|
#endif /* __DT_BINDINGS_CLK_CV181X_H__ */
|