04a0b42331
Change-Id: Ic429540db16a4085149c9399c3daf11e31993b7a Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
68 lines
2.5 KiB
Plaintext
68 lines
2.5 KiB
Plaintext
* Rockchip SPI Controller
|
|
|
|
The Rockchip SPI controller is used to interface with various devices such as flash
|
|
and display controllers using the SPI communication interface.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: should be one of the following.
|
|
"rockchip,px30-spi" for px30 SoCs.
|
|
"rockchip,rv1108-spi" for rv1108 SoCs.
|
|
"rockchip,rv1126-spi" for rv1126 SoCs.
|
|
"rockchip,rk3036-spi" for rk3036 SoCs.
|
|
"rockchip,rk3066-spi" for rk3066 SoCs.
|
|
"rockchip,rk3188-spi" for rk3188 SoCs.
|
|
"rockchip,rk3228-spi" for rk3228 SoCs.
|
|
"rockchip,rk3288-spi" for rk3288 SoCs.
|
|
"rockchip,rk3368-spi" for rk3368 SoCs.
|
|
"rockchip,rk3399-spi" for rk3399 SoCs.
|
|
"rockchip,rk3568-spi" for rk3568 SoCs.
|
|
- reg: physical base address of the controller and length of memory mapped
|
|
region.
|
|
- interrupts: The interrupt number to the cpu. The interrupt specifier format
|
|
depends on the interrupt controller.
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
- clock-names: Shall be "spiclk" for the transfer-clock, and "apb_pclk" for
|
|
the peripheral clock.
|
|
- #address-cells: should be 1.
|
|
- #size-cells: should be 0.
|
|
|
|
Optional Properties:
|
|
|
|
- dmas: DMA specifiers for tx and rx dma. See the DMA client binding,
|
|
Documentation/devicetree/bindings/dma/dma.txt
|
|
- dma-names: DMA request names should include "tx" and "rx" if present.
|
|
- rx-sample-delay-ns: nanoseconds to delay after the SCLK edge before sampling
|
|
Rx data (may need to be fine tuned for high capacitance lines).
|
|
No delay (0) by default.
|
|
- csm: ss_n be high for half or one sclk_out cycle after every frame data is
|
|
transferred:
|
|
- "0" for keep low;
|
|
- "1" for half sclk_out;
|
|
- "2" for one sclk_out.
|
|
- pinctrl-names: Names for the pin configuration(s); may be "default" or
|
|
"sleep", where the "sleep" configuration may describe the state
|
|
the pins should be in during system suspend. See also
|
|
pinctrl/pinctrl-bindings.txt.
|
|
|
|
- pinctrl-names: high_speed for speed is higher than 24MHz
|
|
|
|
Example:
|
|
|
|
spi0: spi@ff110000 {
|
|
compatible = "rockchip,rk3066-spi";
|
|
reg = <0xff110000 0x1000>;
|
|
dmas = <&pdma1 11>, <&pdma1 12>;
|
|
dma-names = "tx", "rx";
|
|
rx-sample-delay-ns = <10>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|
|
clock-names = "spiclk", "apb_pclk";
|
|
pinctrl-names = "default", "sleep", "high_speed";
|
|
pinctrl-0 = <&spi0_clk &spi0_csn0 &spi0_csn1 &spi0_miso &spi0_mosi>;
|
|
pinctrl-1 = <&spi1_sleep>;
|
|
pinctrl-2 = <&spi0_clk_hs &spi0_csn0 &spi0_csn1 &spi0_miso_hs &spi0_mosi_hs>;
|
|
};
|