Files
SDK_GD32W51x/NSPE/Example/TIMER/TIMER1_ocinactive
2023-05-18 18:53:00 +08:00
..
2023-05-18 18:53:00 +08:00
2023-05-18 18:53:00 +08:00
2023-05-18 18:53:00 +08:00
2023-05-18 18:53:00 +08:00
2023-05-18 18:53:00 +08:00

/*!
    \file    readme.txt
    \brief   description of the TIMER2 OC inactive demo for gd32w51x

    \version 2021-10-30, V1.0.0, firmware for GD32W51x
*/

/*
    Copyright (c) 2021, GigaDevice Semiconductor Inc.

    Redistribution and use in source and binary forms, with or without modification, 
are permitted provided that the following conditions are met:

    1. Redistributions of source code must retain the above copyright notice, this 
       list of conditions and the following disclaimer.
    2. Redistributions in binary form must reproduce the above copyright notice, 
       this list of conditions and the following disclaimer in the documentation 
       and/or other materials provided with the distribution.
    3. Neither the name of the copyright holder nor the names of its contributors 
       may be used to endorse or promote products derived from this software without 
       specific prior written permission.

    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
OF SUCH DAMAGE.
*/

  This demo is based on the GD32W515P-EVAL-V1.0 board, it shows how to configure the 
TIMER peripheral to generate three different signals with three different delays.
  
  The TIMxCLK frequency is set to systemcoreclock, the prescaler is 18000, so the 
TIMER1 counter clock is 10KHz.

  And generate 3 signals with 3 different delays:
    TIMER1_CH0 delay = 4000/10000  = 0.4s
    TIMER1_CH1 delay = 8000/10000  = 0.8s
    TIMER1_CH2 delay = 12000/10000 = 1.2s

  So PA6 is reset after a delay equal to 0.4s, PA7 is reset after a delay equal to 0.8s,
and PB0 is reset after a delay equal to 1.2s.

  While the counter is lower than the TIMER_CHxCV registers values, which determines
the output delay. When the counter value reaches the TIMER_CHxCV registers values, 
the channel output compare interrupts are generated,and in the handler routine, 
these LEDs are turned on as follows:
            reaches the TIMER_CH0CV - LED3 on, LED2off
            reaches the TIMER_CH1CV - LED3 off, LED2 on
            reaches the TIMER_CH2CV - LED3 on, LED2 on