191 lines
7.6 KiB
C
191 lines
7.6 KiB
C
/*!
|
|
\file main.c
|
|
\brief TIMER0 6-steps demo for GD32W51x
|
|
|
|
\version 2021-10-30, V1.0.0, firmware for GD32W51x
|
|
*/
|
|
|
|
/*
|
|
Copyright (c) 2021, GigaDevice Semiconductor Inc.
|
|
|
|
Redistribution and use in source and binary forms, with or without modification,
|
|
are permitted provided that the following conditions are met:
|
|
|
|
1. Redistributions of source code must retain the above copyright notice, this
|
|
list of conditions and the following disclaimer.
|
|
2. Redistributions in binary form must reproduce the above copyright notice,
|
|
this list of conditions and the following disclaimer in the documentation
|
|
and/or other materials provided with the distribution.
|
|
3. Neither the name of the copyright holder nor the names of its contributors
|
|
may be used to endorse or promote products derived from this software without
|
|
specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
|
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
|
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
|
OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "gd32w51x.h"
|
|
#include <stdio.h>
|
|
#include "gd32w515p_eval.h"
|
|
#include "systick.h"
|
|
|
|
void gpio_config(void);
|
|
void timer_config(void);
|
|
void nvic_config(void);
|
|
|
|
/*!
|
|
\brief configure the GPIO ports
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void gpio_config(void)
|
|
{
|
|
rcu_periph_clock_enable(RCU_GPIOA);
|
|
rcu_periph_clock_enable(RCU_GPIOB);
|
|
|
|
/*configure PA8 PA9 PA10(TIMER0 CH0 CH1 CH2) as alternate function*/
|
|
gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_8);
|
|
gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_8);
|
|
gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_8);
|
|
gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_9);
|
|
gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_9);
|
|
gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_9);
|
|
gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_10);
|
|
gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_10);
|
|
gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_10);
|
|
|
|
/*configure PB13 PB14 PB15(TIMER0 CH0N CH1N CH2N) as alternate function*/
|
|
gpio_mode_set(GPIOB, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_13);
|
|
gpio_output_options_set(GPIOB, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_13);
|
|
gpio_af_set(GPIOB, GPIO_AF_1, GPIO_PIN_13);
|
|
gpio_mode_set(GPIOB, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_14);
|
|
gpio_output_options_set(GPIOB, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_14);
|
|
gpio_af_set(GPIOB, GPIO_AF_1, GPIO_PIN_14);
|
|
gpio_mode_set(GPIOB, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_15);
|
|
gpio_output_options_set(GPIOB, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_15);
|
|
gpio_af_set(GPIOB, GPIO_AF_1, GPIO_PIN_15);
|
|
|
|
/*configure PB12(TIMER0 BKIN) as alternate function*/
|
|
gpio_mode_set(GPIOB, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_12);
|
|
gpio_output_options_set(GPIOB, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_12);
|
|
gpio_af_set(GPIOB, GPIO_AF_1, GPIO_PIN_12);
|
|
|
|
}
|
|
|
|
/*!
|
|
\brief configure the nested vectored interrupt controller
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void nvic_config(void)
|
|
{
|
|
nvic_irq_enable(TIMER0_CMT_IRQn, 0, 0);
|
|
}
|
|
|
|
/*!
|
|
\brief configure the TIMER peripheral
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void timer_config(void)
|
|
{
|
|
/* -----------------------------------------------------------------------
|
|
TIMER0 configuration:
|
|
generate 3 complementary PWM signal.
|
|
TIMER0CLK is fixed to systemcoreclock, the TIMER0 prescaler is equal to 18
|
|
so the TIMER0 counter clock used is 10MHz.
|
|
configure the break feature, active at low level, and using the automatic
|
|
output enable feature.
|
|
----------------------------------------------------------------------- */
|
|
timer_oc_parameter_struct timer_ocinitpara;
|
|
timer_parameter_struct timer_initpara;
|
|
timer_break_parameter_struct timer_breakpara;
|
|
|
|
rcu_timer_clock_prescaler_config(RCU_TIMER_PSC_MUL4);
|
|
rcu_periph_clock_enable(RCU_TIMER0);
|
|
|
|
timer_deinit(TIMER0);
|
|
|
|
/* TIMER0 configuration */
|
|
timer_initpara.prescaler = 17;
|
|
timer_initpara.alignedmode = TIMER_COUNTER_EDGE;
|
|
timer_initpara.counterdirection = TIMER_COUNTER_UP;
|
|
timer_initpara.period = 599;
|
|
timer_initpara.clockdivision = TIMER_CKDIV_DIV1;
|
|
timer_initpara.repetitioncounter = 0;
|
|
timer_init(TIMER0,&timer_initpara);
|
|
|
|
/* initialize TIMER channel output parameter struct */
|
|
timer_channel_output_struct_para_init(&timer_ocinitpara);
|
|
/* CH0/CH0N, CH1/CH1N and CH2/CH2N configuration in timing mode */
|
|
timer_ocinitpara.outputstate = TIMER_CCX_ENABLE;
|
|
timer_ocinitpara.outputnstate = TIMER_CCXN_ENABLE;
|
|
timer_ocinitpara.ocpolarity = TIMER_OC_POLARITY_HIGH;
|
|
timer_ocinitpara.ocnpolarity = TIMER_OCN_POLARITY_HIGH;
|
|
timer_ocinitpara.ocidlestate = TIMER_OC_IDLE_STATE_HIGH;
|
|
timer_ocinitpara.ocnidlestate = TIMER_OCN_IDLE_STATE_HIGH;
|
|
|
|
timer_channel_output_config(TIMER0, TIMER_CH_0, &timer_ocinitpara);
|
|
timer_channel_output_config(TIMER0, TIMER_CH_1, &timer_ocinitpara);
|
|
timer_channel_output_config(TIMER0, TIMER_CH_2, &timer_ocinitpara);
|
|
|
|
timer_channel_output_pulse_value_config(TIMER0,TIMER_CH_0,299);
|
|
timer_channel_output_mode_config(TIMER0,TIMER_CH_0,TIMER_OC_MODE_TIMING);
|
|
timer_channel_output_shadow_config(TIMER0,TIMER_CH_0,TIMER_OC_SHADOW_ENABLE);
|
|
|
|
timer_channel_output_pulse_value_config(TIMER0,TIMER_CH_1,299);
|
|
timer_channel_output_mode_config(TIMER0,TIMER_CH_1,TIMER_OC_MODE_TIMING);
|
|
timer_channel_output_shadow_config(TIMER0,TIMER_CH_1,TIMER_OC_SHADOW_ENABLE);
|
|
|
|
timer_channel_output_pulse_value_config(TIMER0,TIMER_CH_2,299);
|
|
timer_channel_output_mode_config(TIMER0,TIMER_CH_2,TIMER_OC_MODE_TIMING);
|
|
timer_channel_output_shadow_config(TIMER0,TIMER_CH_2,TIMER_OC_SHADOW_ENABLE);
|
|
|
|
|
|
/* automatic output enable, break, dead time and lock configuration*/
|
|
timer_breakpara.runoffstate = TIMER_ROS_STATE_ENABLE;
|
|
timer_breakpara.ideloffstate = TIMER_IOS_STATE_ENABLE;
|
|
timer_breakpara.deadtime = 0;
|
|
timer_breakpara.breakpolarity = TIMER_BREAK_POLARITY_LOW;
|
|
timer_breakpara.outputautostate = TIMER_OUTAUTO_ENABLE;
|
|
timer_breakpara.protectmode = TIMER_CCHP_PROT_OFF;
|
|
timer_breakpara.breakstate = TIMER_BREAK_ENABLE;
|
|
timer_break_config(TIMER0,&timer_breakpara);
|
|
|
|
/* TIMER0 primary output function enable */
|
|
timer_primary_output_config(TIMER0,ENABLE);
|
|
|
|
/* TIMER0 channel control update interrupt enable */
|
|
timer_interrupt_enable(TIMER0,TIMER_INT_CMT);
|
|
|
|
/* TIMER0 counter enable */
|
|
timer_enable(TIMER0);
|
|
}
|
|
|
|
/*!
|
|
\brief main function
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
int main(void)
|
|
{
|
|
gpio_config();
|
|
systick_config();
|
|
nvic_config();
|
|
timer_config();
|
|
|
|
while (1);
|
|
}
|