178 lines
6.4 KiB
C
178 lines
6.4 KiB
C
/*!
|
|
\file main.c
|
|
\brief TIMER0 dma demo for gd32w51x
|
|
|
|
\version 2021-10-30, V1.0.0, firmware for GD32W51x
|
|
*/
|
|
|
|
/*
|
|
Copyright (c) 2021, GigaDevice Semiconductor Inc.
|
|
|
|
Redistribution and use in source and binary forms, with or without modification,
|
|
are permitted provided that the following conditions are met:
|
|
|
|
1. Redistributions of source code must retain the above copyright notice, this
|
|
list of conditions and the following disclaimer.
|
|
2. Redistributions in binary form must reproduce the above copyright notice,
|
|
this list of conditions and the following disclaimer in the documentation
|
|
and/or other materials provided with the distribution.
|
|
3. Neither the name of the copyright holder nor the names of its contributors
|
|
may be used to endorse or promote products derived from this software without
|
|
specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
|
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
|
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
|
OF SUCH DAMAGE.
|
|
*/
|
|
|
|
|
|
#include "gd32w51x.h"
|
|
#include <stdio.h>
|
|
#include "gd32w515p_eval.h"
|
|
|
|
#define TIMER0_DMATB ((uint32_t)0x4001004C)
|
|
uint16_t buffer[3]={249,499,749};
|
|
|
|
void gpio_config(void);
|
|
void timer_config(void);
|
|
void dma_config(void);
|
|
|
|
/*!
|
|
\brief configure the GPIO ports
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void gpio_config(void)
|
|
{
|
|
rcu_periph_clock_enable(RCU_GPIOA);
|
|
|
|
/*configure PA8(TIMER0 CH0) as alternate function*/
|
|
gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_8);
|
|
gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_166MHZ,GPIO_PIN_8);
|
|
gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_8);
|
|
}
|
|
|
|
/*!
|
|
\brief configure the DMA peripheral
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dma_config(void)
|
|
{
|
|
dma_single_data_parameter_struct dma_init_parameter;
|
|
dma_single_data_para_struct_init(&dma_init_parameter);
|
|
|
|
/* enable DMA clock */
|
|
rcu_periph_clock_enable(RCU_DMA1);
|
|
|
|
/* initialize DMA channel5 */
|
|
dma_deinit(DMA1,DMA_CH5);
|
|
|
|
/* DMA channel5 initialize */
|
|
dma_init_parameter.periph_addr = (uint32_t)TIMER0_DMATB;
|
|
dma_init_parameter.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
|
|
dma_init_parameter.memory0_addr = (uint32_t)buffer;
|
|
dma_init_parameter.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
|
|
dma_init_parameter.periph_memory_width = DMA_PERIPH_WIDTH_16BIT;
|
|
dma_init_parameter.direction = DMA_MEMORY_TO_PERIPH;
|
|
dma_init_parameter.number = 3;
|
|
dma_init_parameter.priority = DMA_PRIORITY_ULTRA_HIGH;
|
|
dma_single_data_mode_init(DMA1,DMA_CH5,&dma_init_parameter);
|
|
|
|
dma_channel_subperipheral_select(DMA1,DMA_CH5,DMA_SUBPERI6);
|
|
dma_circulation_enable(DMA1,DMA_CH5);
|
|
|
|
/* enable DMA channel5 */
|
|
dma_channel_enable(DMA1,DMA_CH5);
|
|
}
|
|
|
|
/*!
|
|
\brief configure the TIMER peripheral
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void timer_config(void)
|
|
{
|
|
/* TIMER0 DMA Transfer example -------------------------------------------------
|
|
TIMER0CLK = 180MHz, Prescaler = 179
|
|
TIMER0 counter clock = systemcoreclock/180 = 1MHz.
|
|
|
|
the objective is to configure TIMER0 channel 1 to generate PWM
|
|
signal with a frequency equal to 1KHz and a variable duty cycle(25%,50%,75%) that is
|
|
changed by the DMA after a specific number of update DMA request.
|
|
|
|
the number of this repetitive requests is defined by the TIMER0 repetition counter,
|
|
each 2 update requests, the TIMER0 Channel 0 duty cycle changes to the next new
|
|
value defined by the buffer .
|
|
-----------------------------------------------------------------------------*/
|
|
timer_oc_parameter_struct timer_ocintpara;
|
|
timer_parameter_struct timer_initpara;
|
|
|
|
rcu_timer_clock_prescaler_config(RCU_TIMER_PSC_MUL4);
|
|
rcu_periph_clock_enable(RCU_TIMER0);
|
|
|
|
timer_deinit(TIMER0);
|
|
|
|
/* TIMER0 configuration */
|
|
timer_initpara.prescaler = 179;
|
|
timer_initpara.alignedmode = TIMER_COUNTER_EDGE;
|
|
timer_initpara.counterdirection = TIMER_COUNTER_UP;
|
|
timer_initpara.period = 999;
|
|
timer_initpara.clockdivision = TIMER_CKDIV_DIV1;
|
|
timer_initpara.repetitioncounter = 1;
|
|
timer_init(TIMER0,&timer_initpara);
|
|
|
|
/* CH0 configuration in PWM1 mode */
|
|
timer_ocintpara.outputstate = TIMER_CCX_ENABLE;
|
|
timer_ocintpara.outputnstate = TIMER_CCXN_DISABLE;
|
|
timer_ocintpara.ocpolarity = TIMER_OC_POLARITY_HIGH;
|
|
timer_ocintpara.ocnpolarity = TIMER_OCN_POLARITY_HIGH;
|
|
timer_ocintpara.ocidlestate = TIMER_OC_IDLE_STATE_HIGH;
|
|
timer_ocintpara.ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
|
|
timer_channel_output_config(TIMER0,TIMER_CH_0,&timer_ocintpara);
|
|
|
|
timer_channel_output_pulse_value_config(TIMER0,TIMER_CH_0,buffer[0]);
|
|
timer_channel_output_mode_config(TIMER0,TIMER_CH_0,TIMER_OC_MODE_PWM0);
|
|
timer_channel_output_shadow_config(TIMER0,TIMER_CH_0,TIMER_OC_SHADOW_DISABLE);
|
|
|
|
/* TIMER0 primary output enable */
|
|
timer_primary_output_config(TIMER0,ENABLE);
|
|
/* channel DMA request source selection */
|
|
timer_channel_dma_request_source_select(TIMER0,TIMER_DMAREQUEST_UPDATEEVENT);
|
|
/* configure the TIMER DMA transfer */
|
|
timer_dma_transfer_config(TIMER0,TIMER_DMACFG_DMATA_CH0CV,TIMER_DMACFG_DMATC_1TRANSFER);
|
|
/* TIMER0 update DMA request enable */
|
|
timer_dma_enable(TIMER0,TIMER_DMA_UPD);
|
|
|
|
/* auto-reload preload enable */
|
|
timer_auto_reload_shadow_enable(TIMER0);
|
|
|
|
/* TIMER0 counter enable */
|
|
timer_enable(TIMER0);
|
|
}
|
|
|
|
/*!
|
|
\brief main function
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
int main(void)
|
|
{
|
|
gpio_config();
|
|
dma_config();
|
|
timer_config();
|
|
|
|
while (1);
|
|
}
|