gaoyang3513/MilkV-Duo
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
607778300cbb8f8df13830368081984308a4a1da
MilkV-Duo/u-boot-2021.10/include/configs/cv181x-fpga.h
wangliang.wang 607778300c [uboot] Upgrade the MMF SDK from V4.0.0 to V4.1.0 
1. add cv181x functions
	2. Delete some useless files and add .gitignore

Change-Id: Iea2b2fa43b5a1152e5e99fb32b88f8d2c249251a
2023-03-10 20:42:30 +08:00

347 lines
9.9 KiB
C
Raw Blame History

/*
* Configuration for Versatile Express. Parts were derived from other ARM
* configurations.
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __CV181X_FPGA_H__
#define __CV181X_FPGA_H__
/* defined in cvipart.h */
#undef CONFIG_ENV_OFFSET
#undef CONFIG_ENV_OFFSET_REDUND
#undef CONFIG_ENV_SIZE
#undef CONFIG_ENV_IS_IN_SPI_FLASH
#undef CONFIG_ENV_SECT_SIZE
/* defined in this .h */
#undef CONFIG_BOOTCOMMAND
/* partition definitions header which is created by mkcvipart.py */
/* please do not modify header manually */
#include "cvipart.h"
#include "cvi_panels/cvi_panel_diffs.h"
#if defined(__aarch64__)
#define CONFIG_ARMV8_SWITCH_TO_EL1
#endif
#define CONFIG_REMAKE_ELF
/* Physical Memory Map */
#ifndef CONFIG_SYS_BOOTMAPSZ
#define CONFIG_SYS_BOOTMAPSZ 0x10000000
#endif
#define PHYS_SDRAM_1 0x80000000
#define PHYS_SDRAM_1_SIZE CONFIG_SYS_BOOTMAPSZ
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
/* Link Definitions */
#define CVIMMAP_ION_ADDR 0x83c80000 /* offset 60.5MiB */
#define CONFIG_SYS_TEXT_BASE 0x88000000
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x03f00000)
/* default address for bootm command without arguments */
#define CONFIG_SYS_LOAD_ADDR 0x80080000
#define CONFIG_SYS_BOOTM_LEN (64 << 20)
/* Generic Interrupt Controller Definitions */
#define GICD_BASE (0x01F01000)
#define GICC_BASE (0x01F02000)
/* Size of malloc() pool */
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (8 << 20))
#if defined(__aarch64__)
#define CONFIG_SYS_NONCACHED_MEMORY BIT(20) /* 1 MiB */
#endif
#if defined(__riscv)
#define CONFIG_SYS_CACHELINE_SIZE 64
#endif
/* 16550 Serial Configuration */
#define CONFIG_SYS_NS16550_COM1 0x04140000
#define CONFIG_SYS_NS16550_SERIAL
#define CONFIG_SYS_NS16550_REG_SIZE (-4)
#define CONFIG_SYS_NS16550_MEM32
#define CONFIG_SYS_NS16550_CLK 25000000
/* include/generated/autoconf.h would define CONFIG_BAUDRATE from drivers/serial/Kconfig (default 115200) */
/*#define CONFIG_MENU_SHOW*/
/* Download related definitions */
#define UPGRADE_SRAM_ADDR 0x0e000030
#define UBOOT_PID_SRAM_ADDR 0x0e000030
#define UPDATE_ADDR 0x83800000
#define IMG_ADDR 0x80090000
#define HEADER_ADDR 0x80080000
#define USB_UPDATE_MAGIC 0x4D474E31
/*----------------------------------------------------------------------
* SPI Flash Configuration
* ---------------------------------------------------------------------
*/
#ifdef CONFIG_SPI_FLASH
#define CONFIG_SPI_FLASH_CVSFC
#define CONFIG_CMD_MTDPARTS
#define CONFIG_MTD_PARTITIONS
#define CONFIG_FLASH_CFI_MTD
#define CONFIG_SYS_MAX_FLASH_BANKS 1
#define CONFIG_SPI_FLASH_MTD
#endif /* CONFIG_SPI_FLASH */
/*-----------------------------------------------------------------------
* SPI NAND Flash Configuration
*----------------------------------------------------------------------
*/
#ifdef CONFIG_NAND_SUPPORT
/*#define CONFIG_ENV_IS_IN_NAND*/ /* env in nand flash */
#define CONFIG_CMD_NAND
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_NAND_FLASH_CVSNFC
#define CONFIG_SYS_MAX_NAND_CHIPS 1
/*#define CONFIG_SYS_NAND_SELF_INIT*/
#define CONFIG_CMD_MTDPARTS
#define CONFIG_MTD_PARTITIONS
/* For CMD_UBI && CMD_UBIFS */
#define CONFIG_RBTREE
#define CONFIG_LZO
#define CONFIG_CMD_UBI
#define CONFIG_CMD_UBIFS
#define CONFIG_MTD_UBI_WL_THRESHOLD 4096
#define CONFIG_MTD_UBI_BEB_LIMIT 20
#define NANDBOOT_V2
#ifndef CONFIG_NAND_FLASH_CVSNFC_V3
#define CONFIG_NAND_FLASH_CVSNFC_V3
#endif
#endif /* CONFIG_NAND_SUPPORT */
#ifdef CONFIG_NAND_FLASH_CVSNFC
#define SPI_NAND_TX_DATA_BASE 0x4060060
#define SPI_NAND_RX_DATA_BASE 0x4060064
#define SPI_NAND_REG_BASE 0x4060000
#define CONFIG_SYS_NAND_MAX_CHIPS 1
#define CONFIG_SYS_NAND_BASE SPI_NAND_REG_BASE
#define CONFIG_CVSNFC_MAX_CHIP CONFIG_SYS_MAX_NAND_DEVICE
#define CONFIG_CVSNFC_REG_BASE_ADDRESS SPI_NAND_REG_BASE
#define CONFIG_CVSNFC_BUFFER_BASE_ADDRESS SPI_NAND_MEM_BASE
#define CONFIG_CVSNFC_HARDWARE_PAGESIZE_ECC
#define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE}
#endif /* CONFIG_NAND_SUPPORT */
/* Monitor Command Prompt */
#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
sizeof(CONFIG_SYS_PROMPT) + 16)
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
#define CONFIG_SYS_MAXARGS 64 /* max command args */
#ifndef CONFIG_ENV_SECT_SIZE
#define CONFIG_ENV_SECT_SIZE 0x00040000
#endif
#define CONFIG_ENV_OVERWRITE
#ifndef CONFIG_NAND_SUPPORT
/* #define CONFIG_MMC_HS200_SUPPORT */
/* #define CONFIG_MMC_SUPPORTS_TUNING */
#endif
/* #define CONFIG_USB_DWC2 */
/* #define CONFIG_USB_DWC2_REG_ADDR 0x04340000 */
/* Enable below CONFIG for fastboot */
#define CONFIG_CMD_FASTBOOT
#define CONFIG_FASTBOOT
#define CONFIG_FASTBOOT_FLASH
/* To use usb fastboot, you need to enable below Kconfig
* CONFIG_USB, CONFIG_USB_GADGET and CONFIG_USB_GADGET_DWC2_OTG
*/
#ifdef CONFIG_USB_GADGET
#define CONFIG_USB_FUNCTION_FASTBOOT
#define CONFIG_USB_GADGET_DOWNLOAD
#define CONFIG_G_DNL_MANUFACTURER "Cvitek"
#define CONFIG_G_DNL_VENDOR_NUM 0x18d1
#define CONFIG_G_DNL_PRODUCT_NUM 0x4ee0
#endif
#define CONFIG_UDP_FUNCTION_FASTBOOT
#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
#define CONFIG_FASTBOOT_BUF_ADDR 0x98000000
#define CONFIG_FASTBOOT_BUF_SIZE 0x8000000
#define CONFIG_IPADDR "192.168.0.3"
#define CONFIG_NETMASK "255.255.255.0"
#define CONFIG_GATEWAYIP "192.168.0.11"
#define CONFIG_SERVERIP "192.168.56.101"
#ifdef CONFIG_USE_DEFAULT_ENV
/* The following Settings are chip dependent */
/******************************************************************************/
#define UIMAG_ADDR (0x81200000)
#define MEM_SISZ __stringify(CONFIG_SYS_BOOTMAPSZ)
#ifdef CONFIG_BOOTLOGO
#define LOGO_RESERVED_ADDR "0x81800000"
#define LOGO_READ_ADDR "0x84080000"
#define VO_ALIGNMENT "16"
#define LOGOSIZE "0x80000"
#endif
/******************************************************************************/
/* define common env */
/*******************************************************************************/
/* Config FDT_NO */
#ifndef USE_HOSTCC
#define FDT_NO __stringify(CVICHIP) "_" __stringify(CVIBOARD)
#else
#define FDT_NO ""
#endif
/* config root */
#ifdef CONFIG_NAND_SUPPORT
#ifdef CONFIG_SKIP_RAMDISK
#define ROOTARGS "ubi.mtd=ROOTFS ubi.block=0,0 root=/dev/ubiblock0_0 rootfstype=squashfs"
#else
#define ROOTARGS "ubi.mtd=ROOTFS ubi.block=0,0"
#endif /* CONFIG_SKIP_RAMDISK */
#else
#define ROOTARGS "rootfstype=squashfs root=" ROOTFS_DEV
#endif
/* BOOTARGS */
#define PARTS PART_LAYOUT
/* config uart */
#define CONSOLEDEV "ttyS0\0"
/* config loglevel */
#ifdef __riscv__
#ifdef RELEASE
#define OTHERBOOTARGS "othbootargs=earlycon=sbi release loglevel=10\0"
#else
#define OTHERBOOTARGS "othbootargs=earlycon=sbi loglevel=10\0"
#endif
#else
#ifdef RELEASE
#define OTHERBOOTARGS "othbootargs=earlycon release loglevel=10\0"
#else
#define OTHERBOOTARGS "othbootargs=earlycon loglevel=10\0"
#endif
#endif
/* config mtdids */
#ifdef CONFIG_NAND_SUPPORT
#define MTDIDS_DEFAULT "nand0=cvsnfc"
#elif CONFIG_SPI_FLASH
#define MTDIDS_DEFAULT "nor1=flash-0"
#else
#define MTDIDS_DEFAULT ""
#endif
#define CONFIG_EXTRA_ENV_SETTINGS \
"netdev=eth0\0" \
"consoledev=" CONSOLEDEV \
"baudrate=115200\0" \
"mem=" MEM_SISZ "\0" \
"uImage_addr=" __stringify(UIMAG_ADDR) "\0" \
"mtdparts=" PARTS "\0" \
"mtdids=" MTDIDS_DEFAULT "\0" \
"root=" ROOTARGS "\0" \
OTHERBOOTARGS \
PARTS_OFFSET
/********************************************************************************/
/* UBOOT_VBOOT commands */
#ifdef UBOOT_VBOOT
#define UBOOT_VBOOT_BOOTM_COMMAND \
"aes_itb dec_fdt_key 0 ${uImage_addr} ${uImage_addr}; " \
"if test $? -ne 0; then " \
" echo ITB decryption failed; " \
"else; " \
" bootm ${uImage_addr}#config-" FDT_NO ";" \
"fi;"
#else
#define UBOOT_VBOOT_BOOTM_COMMAND "bootm ${uImage_addr}#config-" FDT_NO ";"
#endif
/* BOOTLOGO */
#ifdef CONFIG_BOOTLOGO
#define SHOWLOGOCMD "run showlogo;"
#ifdef CONFIG_NAND_SUPPORT
#define LOAD_LOGO "nand read " LOGO_READ_ADDR " MISC;"
#elif defined(CONFIG_SPI_FLASH)
#define LOAD_LOGO ""
#else
#define LOAD_LOGO "mmc dev 0;mmc read " LOGO_READ_ADDR " ${MISC_PART_OFFSET} ${MISC_PART_SIZE};"
#endif
#define SHOWLOGOCOMMAND LOAD_LOGO CVI_JPEG START_VO START_VL SET_VO_BG
#else
#define SHOWLOGOCMD
#endif
#define SET_BOOTARGS "setenv bootargs mem=${mem} ${root} ${mtdparts} " \
"console=$consoledev,$baudrate $othbootargs;"
#if defined(CONFIG_NAND_SUPPORT) || defined(CONFIG_SPI_FLASH) || defined(CONFIG_EMMC_SUPPORT)
#define CONFIG_BOOTCOMMAND SHOWLOGOCMD "cvi_update || run norboot || run nandboot ||run emmcboot"
#else
#define CONFIG_BOOTCOMMAND "run ramboot"
#endif
#define CONFIG_RAMBOOTCOMMAND "setenv bootargs console=$consoledev,$baudrate $othbootargs;" \
"echo run Ramboot...;" \
"if test $? -eq 0; then " \
UBOOT_VBOOT_BOOTM_COMMAND \
"fi;"
#if defined(CONFIG_NAND_SUPPORT)
/* For spi nand boot, need to reset DMA and its setting before exiting uboot */
/* 0x4330058 : DMA reset */
/* 0x3000154 : restore DMA remap to 0 */
#define CONFIG_NANDBOOTCOMMAND \
SET_BOOTARGS \
"nand read ${uImage_addr} BOOT;" \
"mw.l 4330058 1 1; md.l 4330058 1; mw.l 3000154 0 1;" \
UBOOT_VBOOT_BOOTM_COMMAND
#elif defined(CONFIG_SPI_FLASH)
#define CONFIG_NORBOOTCOMMAND \
SET_BOOTARGS \
"sf probe;sf read ${uImage_addr} ${BOOT_PART_OFFSET} ${BOOT_PART_SIZE};" \
UBOOT_VBOOT_BOOTM_COMMAND
#elif defined(CONFIG_SD_BOOT)
#define CONFIG_SDBOOTCOMMAND \
SET_BOOTARGS \
"fatload mmc 1:1 ${uImage_addr} boot.sd;" \
UBOOT_VBOOT_BOOTM_COMMAND
#elif defined(CONFIG_EMMC_SUPPORT)
#define CONFIG_EMMCBOOTCOMMAND \
SET_BOOTARGS \
"mmc dev 0 ;" \
"mmc read ${uImage_addr} ${BOOT_PART_OFFSET} ${BOOT_PART_SIZE} ;" \
UBOOT_VBOOT_BOOTM_COMMAND
#endif
#else
/* define your environment */
#define CONFIG_BOOTCOMMAND ""
#endif /* CONFIG_USE_DEFAULT_ENV */
#endif /* __CV1822_ASIC_H */
Reference in New Issue View Git Blame Copy Permalink